Graphical IDDQ Signatures Reduce Defect Level and Yield Loss

نویسندگان

  • Lan Rao
  • Michael L. Bushnell
  • Vishwani D. Agrawal
چکیده

We propose a new DDQ testing signature, the graphical DDQ signature. We discovered that noise, in the entire set of current measurements for a chip, is a vastly superior feature for classifying chips as good or bad, compared to present methods. The measured DDQ current as a function of vectors is defined here as the signature. We examine the shape of the waveform defined by the total set of the DDQ measurements, to extract the number of bands that all of the current measurements cluster into, the width and separation of the bands and current glitches or noise among all DDQ measurements. We examined the DDQ signatures of all SEMATECH experiment chips that were classified as good or bad by a combination of functional, delay, and scan voltage tests. A single DDQ threshold, whether absolute or differential, cannot separate good/bad chips reliably. Good chip signatures contain discrete levels (or bands) of varying widths and separations. A faulty chip almost always displays noise and glitches in the band structure. The graphical DDQ classifier shows very high accuracy for SEMATECH test data with a test escape rate of 5.97%, compared with 7.5% for the single threshold method, 7.6% for current differences and 7.5% for the DDQ method. The graphical DDQ method had a 1.2% test overkill, compared with 2.3% for the single threshold method, 6.1% for current differences and 7.0% for DDQ .

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

New Graphical IDDQ Signatures Reduce Defect Level and Yield Loss

The measured IDDQ current as a function of vectors is defined here as the IDDQ signature of a chip. We examined the IDDQ signatures of a large number of SEMATECH chips that have been classified us good or bud by a combined decision from functional, delay and scan tests. We find that a single IDDQ threshold, whether absolute or differential, cannot separate good/bud chips with any desirable accu...

متن کامل

IDDQ Data Analysis Using Current Signature

The goals of this paper are (1) to improve the effectiveness of IDDQ testing, and (2) to find the characteristic current signature for every defect class. Current signature analysis was performed for the IDDQ data collected on the Murphy test chip. A "total variance" method is proposed to reduce the test escape of IDDQ testing. Compared to the other three IDDQ testing methods, it has the lowest...

متن کامل

Improved wafer-level spatial analysis for I_DDQ limit setting

This paper proposes a new methodology for estimating the upper bound on the IDDQ of defect free chips by using wafer level spatial information. This can be used for IDDQ pass/fail limit setting. This methodology is validated using SEMATECH data. Such a methodology accounts for the change in IDDQ due to process variations across wafers and reduces false rejects resulting in yield loss. Typical s...

متن کامل

Current Signatures: Application

Analysis of IC technology trends indicates that Iddq testing may be approaching its limits of applicability. The new concept of the current signature may expand this limit under the condition that an appropriate current-signature-based test methodology is developed. This paper is a first step toward such a goal. It is focused on current signature step detection in a noisy test environment. Appl...

متن کامل

IC Diagnosis Using Multiple Supply Pad IDDQs

screen for shorting defects in digital integrated circuits. Unfortunately, single-threshold IDDQ methods applied to devices fabricated in deep-submicron technologies result in unacceptably high levels of yield loss. The significant increase in subthreshold leakage currents in these technologies makes it difficult to set an absolute pass/fail threshold to fail only defective devices.1 There have...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • IEEE Trans. VLSI Syst.

دوره 15  شماره 

صفحات  -

تاریخ انتشار 2007